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We suggest a possible realization of a solid-state memory capacitive memcapacitive system. Our approach
relies on the slow polarization rate of a medium between plates of a regular capacitor. To achieve this goal, we
consider a multilayer structure embedded in a capacitor. The multilayer structure is formed by metallic layers
separated by an insulator so that nonlinear electronic transport tunneling between the layers can occur. The
suggested memcapacitor shows hysteretic charge-voltage and capacitance-voltage curves, and both negative
and diverging capacitance within certain ranges of the field. This proposal can be easily realized experimentally
and indicates the possibility of information storage in memcapacitive systems.
DOI: 10.1103/PhysRevB.81.195430 PACS numbers: 72.20.i, 84.32.Tt, 87.15.hj
I. INTRODUCTION
A recent experimental demonstration of a nanoscale
memory-resistor memristor for short Ref. 1 has sparked
numerous investigations in the area of materials and systems
that show history dependence in their current-voltage
characteristics.2–7 This has also led to the recent proposal and
theoretical investigation of memcapacitors and meminduc-
tors, namely, capacitors and inductors whose capacitance and
inductance, respectively, depends on the past states through
which the system has evolved.8 Together with the memristor,
the whole class of these memory-circuit elements promises
new and unexplored functionalities in electronics, and the
combination of these memory systems with their “standard”
counterpart may find application in disparate areas of science
and technology, including the study of neuromorphic circuits
to simulate biological processes.9 In this paper, we focus
only on memcapacitors.
Various systems are known to exhibit memcapacitive be-
havior including vanadium dioxide metamaterials,4 nano-
scale capacitors with interface traps or embedded
nanocrystals,10–13 and elastic capacitors.14,15 As anticipated in
Ref. 8, memcapacitive effects may also accompany memris-
tive effects in nanostructures, since in many of them the
morphology of conducting regions changes in time.1 More-
over, memcapacitors have been recently emulated by simple
electronic circuits.16 However, the number of experimentally
identified memcapacitive systems is still very limited. It
would be thus of great importance to identify a memcapaci-
tive system that can be fabricated relatively easily and is
flexible enough to cover a wide range of capacitances.
Here, we suggest a possible realization of such a system
based on the slow polarization of a medium between a regu-
lar capacitor plates. There are several physical mechanisms
that can potentially provide a slowly polarizable medium.
Examples include tunneling, activated drift of charged
vacancies/impurities, slow ion penetration through a mem-
brane, etc. In this paper, we will consider the tunneling
mechanism and discuss a solid-state memcapacitive system
consisting of metal layers embedded into a parallel-plate ca-
pacitor as schematically shown in Fig. 1. In this realization,
the internal metal layers, together with the insulator material,
form a “metamaterial” characterized by a long polarization/
depolarization time. The application of an external voltage to
the capacitor leads to a charge redistribution between the
embedded metal layers. The tunneling current between the
layers depends almost exponentially on the applied voltage.
This feature is important for the operation of our suggested
system allowing for the “writing” of information in the form
of medium polarization with high-voltage pulses, and “hold-
ing” such information when low/zero voltages are applied.
The resulting memcapacitor exhibits not only hysteretic
charge-voltage and capacitance-voltage curves but also both
negative and diverging capacitance within certain ranges of
the field. Due to its simplicity and unusual capacitance fea-
tures we thus expect it to find use in both analog and digital
applications.
This paper is organized as follows. Section II describes
the theoretical framework used to study the present solid-
state memcapacitors. Numerical simulations for the case of
ac and pulsed applied voltages are presented in Secs. III and
IV, respectively. An equivalent circuit model is given in Sec.
V. Finally, Sec. VI presents our conclusions.
II. MODEL
Quite generally, a circuit element with memory memris-
tor, memcapacitor, or meminductor is defined by the
relations8
q
Q1
. δ1 tunneling
δd.
.
QN
δΝ−1
-q
FIG. 1. Color online General scheme of a solid-state memca-
pacitor. A metamaterial medium consisting of N metal layers em-
bedded into an insulator is inserted between the plates of a “regu-
lar” capacitor. It is assumed that the electron transfer between
external plates of the capacitor with charge q and internal metal
layers with charges Qk is negligible. Therefore, the internal
charges Qk can only be redistributed between the internal layers
creating a medium polarization.
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yt = gx,u,tut , 1
x˙ = fx,u,t , 2
where ut and yt are any two input and output variables
i.e., current, charge, voltage, or flux, g is a generalized
response, x is a set of n state variables describing the internal
state of the system, and f is a continuous n-dimensional vec-
tor function. In this paper we will be concerned with only
memcapacitors.17 Therefore, using Eqs. 1 and 2, we de-
fine a charge-controlled memcapacitive system by the equa-
tions
VCt = C−1x,q,tqt , 3
x˙ = fx,q,t , 4
where qt is the charge on the capacitor at time t, VCt is
the applied voltage, and C is the memcapacitance, which
depends on the state of the system and can vary in time.
Below, we identify the internal state variables of the solid-
state memcapacitor shown in Fig. 1 and demonstrate that
such memcapacitor is indeed described by Eqs. 3 and 4.
Let us then consider the system schematically shown in
Fig. 1 consisting of N layers of metallic regions separated by
an insulating material. This multilayer system, of thickness
, is embedded into a standard parallel-plate capacitor. For
convenience, although this is not necessary, we assume that
the insulating material in between the embedded metallic
layers is the same as the one of the regular capacitor. We also
assume that our memcapacitor is designed in such a way that
there is no electron exchange between the external plates and
those embedded. This can be achieved by selecting an appro-
priate separation between the internal metal layers and the
capacitor plates and/or by using an insulating material be-
tween the external capacitor plates and the embedded ones
that generates a higher potential barrier. Therefore, in what
follows, we assume that the tunneling only occurs between
the internal metallic layers. Consequently, the total internal
charge is always zero: k=1
N Qkt=0, where Qkt is the
charge on the internal metal layers at time t.
The operation of the polarization-based memcapacitor re-
lies on the redistribution of the internal charges Qk between
the embedded layers caused by the electric field due to the
charge q on the capacitor plates. Polarization of the metama-
terial results in an internal electric field between the layers
that is opposite to the electric field due to the plate charges.
Therefore, for a given amount of plate charge, the internal
charges tend to decrease the plate voltage or, equivalently, to
increase the capacitance.
Let us then calculate the internal charge distribution and
consequent capacitance. A charged plane creates a uniform
electric field in the direction perpendicular to the plane with
a magnitude E= / 20r, where =q /S is the surface of
area S charge density, 0 is the vacuum permittivity, and r
is the relative dielectric constant of the insulating material.
Using this expression, we find that, in the structure shown in
Fig. 1, the external plate voltage is given by
VC = 2dEq + E1 +  − 21E2 +  − 21 + 2E3 + ¯
+  − 21 + ¯ + k−1Ek¯ − EN, 5
where Eq=q / 2S0r is the electric field due to the charge q
at the external plate and Ek=Qk / 2S0r is the electric field
due to the charge Qk at the kth embedded metal layer. Equa-
tion 5 can also be written as follows:
VC =
q
C0
1 + Q12q +  − 21Q22q + ¯
+  − 2k−1
Qk
2q
¯ − QN
2q  , 6
where = /d, i= j=1
i  j /d for i=1,2 , . . . ,N−1, 0=0, and
C0=0rS /d is the capacitance of the system without internal
metal layers. Therefore, the capacitance of the whole struc-
ture is
C =
q
VC
=
2C0
2 + 
i=1
N
 − 2i−1
Qi
q
. 7
From this equation it is already clear that, unlike a con-
ventional capacitor, there may be instants of time in which
the denominator of Eq. 7 is zero while the numerator is
finite. This may happen when the internal metal layers screen
completely the external field, despite the presence of a finite
charge q on the external capacitor plates. At these times one
would then expect diverging values of capacitance. In addi-
tion, Eq. 7 does not enforce a positive capacitance. Indeed,
as we will show in the examples below, at certain instants of
time the internal metal layers may overscreen the external
field, resulting in a negative capacitance. It is interesting to
note that an hysteretic negative and diverging capacitance
has been found also in ionic memcapacitors, namely, nano-
pore membranes in an ionic solution subject to external time-
dependent perturbations.18 A negative capacitance has been
experimentally observed in different solid-state systems19–22
but, to the best of our knowledge, not accompanied by hys-
teretic and diverging values of capacitance.
In order to describe the dynamics of the internal charges
Qk, let us define Vk=−Ek,k+1k as the voltage between k and
k+1 metal layers. The electric field Ek,k+1 between two
neighboring layers is obtained by adding the electric fields
due to charges at all layers and at the external metal plates,
Ek,k+1 = − 2Eq − E1 − E2¯ − Ek + Ek+1¯ + EN
=
− 2q − Q1 + ¯ + Qk + Qk+1 + ¯ + QN
2S0r
. 8
The dynamics of the charge at a metal layer k is then
determined by the currents flowing to and from that layer,
dQk
dt
= Ik−1,k − Ik,k+1, 9
where Ik,k+1 is the tunneling electron current flowing from
layer k to layer k+1 note that for the top and bottom layers
k=1,N, there is only one term on the right-hand side of Eq.
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9. By considering the layer charges Qk as state variables,
we immediately notice that Eq. 9 is similar to Eq. 4. This
demonstrates that the system under consideration is indeed a
charge-controlled memcapacitive system.
If U is the potential barrier height between two adjacent
metal layers see inset of Fig. 2, the tunneling current in-
duced by the voltage difference Vk between the two can be
calculated using the following expressions23
Ik,k+1 =
Se
2hk
2U − eVk2 	exp− 4k
2mh 
U − eVk2 
− U + eVk2 	exp− 4k
2mh 
U + eVk2  10
if eVkU, and
Ik,k+1 =
Se3Vk
2
4hUk
2exp− 4k
mU3/2ehVk  − 1 + 2eVkU 	
	exp− 4k
mU3/2
ehVk

1 + 2eVk
U  11
if eVk
U. In the above equations, e is the elementary charge
and h is the Planck’s constant. The tunneling current density
jk= Ik,k+1 /S as a function of voltage drop Vk is depicted in
Fig. 2 for two adjacent layers. A strong increase in current
with increase in Vk is clearly observed. This is an important
property for the operation of our suggested memcapacitor.
III. ac VOLTAGE OPERATION
In this section, we present results of numerical simula-
tions obtained for the case of a sinusoidal voltage Vt
=V0 sin2ft of amplitude V0 and frequency f applied to a
memcapacitor C connected in series with a resistor R. Such a
circuit is described by the equation
Vt = R
dq
dt
+
q
C
, 12
where, for C, we use Eq. 7. Equation 12 is solved numeri-
cally together with Eq. 9 describing the internal charge
dynamics. Below, we present results of numerical simula-
tions for two different memcapacitor structures. In our simu-
lations, a small value of R=1  is selected so that the volt-
age drop on the resistor is negligible.
A. Two-layer memcapacitor
The simplest system exhibiting polarization memory is a
two-layer memcapacitor. In Fig. 3 we illustrate simulation
results of such a system obtained with realistic material pa-
rameters e.g., we can imagine gold layers separated by in-
sulating ZnO. Starting at the zero-charge state, the sinu-
soidal applied voltage induces electron tunneling between
the internal metal layers resulting in nonzero Q1 and Q2. As
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FIG. 2. Color online Tunneling current density as a function of
voltage drop between two adjacent internal layers calculated using
the following values of parameters: U=0.5 eV, k=5 nm, and m
=me, with me the electron mass. Inset: the energy level scheme.
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FIG. 3. Color online Simulation of two-layer memcapacitor with symmetrically positioned internal layers. a The charge on internal
metallic layers and memcapacitor plates as a function of time t. b Voltage on memcapacitor, VC, as a function of time t. c Charge-voltage
and d capacitance-voltage plots. e Added/removed energy as a function of time t. These plots were obtained using the parameter values
V0=7.5 V, f =10 kHz, d=100 nm, =66.6 nm, S=10−4 m2, r=5, U=0.33 eV, and R=1 .
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it is shown in Fig. 3a, positive half periods of V induce
negative Q1 and positive Q2 charges. In turn, these cause a
screening electric field opposite to the electric field of plate
charges.
It is interesting that on the charge-voltage plot Fig. 3c,
qVC forms a nonpinched hysteresis loop. This is a quite
unusual feature for a system with memory, especially, in
view of the fact that, at the present time, only memristive
structures exhibiting pinched hysteresis loops have been ob-
served experimentally. Physically, it is clear that when an
internal polarization in the memcapacitor is present and the
plate charge is zero q=0, the internal polarization creates a
nonzero voltage drop on the structure VC0. Alternatively,
this voltage drop can be compensated by plate charges but
then we get VC=0 at q0. This explains why the curve does
not pass through the 0,0 point. The corresponding capaci-
tance hysteresis is shown in Fig. 3d. As expected, we find
both negative and diverging capacitance values. In the vicin-
ity of VC=0, the capacitance changes from + to − at both
sweep directions. In Fig. 3d, these abrupt changes appear as
two coinciding vertical lines.
Next, we consider the added/removed energy to/from the
capacitor which is defined as
UC = 
0
t
VCId . 13
From Fig. 3e it is clear that the present solid-state memca-
pacitor operates as a dissipative system since the amount of
added energy is on average larger than the amount of re-
moved energy resulting in positive values of UC at all
times. This occurs because the electron tunneling between
internal layers is accompanied by energy dissipated in ther-
malization processes due to the different electrochemical po-
tential energies of metal layers. In addition, in a real structure
we cannot exclude the phenomenon of local heating that
would also contribute to dissipation of energy.24
In fact, the energy dissipation in electron transfer pro-
cesses or the usual energy dissipation in dielectric materials
described by the imaginary part of the complex permittivity
can be used as an alternative to our approach. The heat re-
leased can drive a phase transition in a material between the
plates, such as transition from crystalline to amorphous state
and vice versa, accompanied by a change in material’s per-
mittivity. In this way, the memcapacitor acquires a long-term
memory based directly on the value of r. The required ma-
terial for this purpose can be similar to chalcogenide glass,
which can be “switched” between two states, crystalline or
amorphous, with the application of heat, but possibly at a
lower phase transition temperature. The system operation
protocol can then be based in applications of ac-modulated
voltage pulses whose amplitude, duration or frequency can
control the material’s state.
Finally, the frequency behavior of the charge-voltage hys-
teresis loop is shown in Fig. 4. It is clearly seen that the
hysteresis shrinks at higher frequencies. This is a typical be-
havior of systems with memory8 related to the fact that at
high frequencies the internal degrees of freedom of a system
with memory do not have enough time to respond to the
external perturbation. Similarly, with increasing frequency,
we have observed a decrease in capacitance hysteresis as
well as in the rate of energy dissipation.
B. Multilayer memcapacitor
The results obtained for multilayer memcapacitors are
similar to the two-layer memcapacitor case. The only inter-
esting difference is that in the case of multilayer memcapaci-
tors, a richer internal charge dynamics can be observed.
Charge dynamics is essentially determined by the distance
between the layers and the potential-energy barrier between
adjacent layers. As a prototype of multilayer memcapacitor,
we consider a four-layer memcapacitor.
In our particular example two additional internal layers
second and third were inserted between the two layers of
the two-layer memcapacitor. The layers’ positions are speci-
fied in the caption of Fig. 5: layer 2 is positioned close to
layer 1, while layer 3 is placed in between layers 2 and 4. As
a result, the electron tunneling current can be high between
first and second layers which is reflected in high amplitudes
of Q1 and Q2. Concerning the charge on the third layer, it is
essentially close to zero. We explain it by a tendency of
maximum charge separation in these types of systems. Fig-
ure 5 displays our simulation results for this case. One can
also see that the capacitance hysteresis and the added/
removed energy Figs. 5d and 5e, respectively are simi-
lar to those of the two-layer memcapacitor as shown in
Fig. 3.
IV. RETRIEVING THE MEMCAPACITOR STATE
At this point, an important question is how one can read
the memcapacitor state. Here, we demonstrate that the most
simple way to do it is by using a single voltage pulse. Small
amplitude or short voltage pulses are not suitable for this
purpose as they do not change the charge distribution on the
internal layers considerably. Therefore, the measured value
of capacitance, using small amplitude or short pulses, would
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FIG. 4. Color online Charge-voltage plot at different applied
voltage frequencies f . The decrease in the hysteresis at higher fre-
quencies is a signature of memcapacitors Ref. 8. The calculation
and structure parameters are as in Fig. 3.
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always be equal to C0, the capacitance in the absence of the
internal metal layers. It is thus important to ensure that the
applied pulse has a large enough amplitude and is suffi-
ciently long. Consequently, the system state will be altered
by the pulse. However, since the initial state is read by this
measurement, this state can be, in principle, restored.
Figure 6 illustrates the reading of the internal layer polar-
ization in a two-layer memcapacitor. Quite generally, we
start with a memcapacitor having a certain internal polariza-
tion and assume that at the initial moment of time the voltage
drop on the memcapacitor is zero. Although this is not a
steady state of the system at t→ and VC=0 we expect
q ,Qk→0, the memcapacitor can stay in such a state suffi-
ciently long since the tunneling current is exponentially sup-
pressed at low internal fields. Our idea is to apply a single
voltage pulse to the system and monitor the amount of
charge needed to make VC close to the applied voltage V.
This amount of charge q, as we show, depends on the sys-
tem state.
In our particular calculations, we consider two cases char-
acterized by a different initial polarization. When Q1 is nega-
tive at t=0 Fig. 6a, the applied voltage pulse does not
significantly change the system state Q1 ,Q2 and the
amount of charge q added to the plates is small hence the
capacitance is low. In the opposite case, when Q1 is positive
at t=0 Fig. 6b, much larger charge should be transferred
to the capacitor plates since “reprogramming” of the internal
state is required. Therefore, this measurement would monitor
a higher value of capacitance. We emphasize that the mea-
sured capacitance value is determined by both the system
state and by the voltage probe. For the same system state but
different probes for example, pulses of different polarity but
of same magnitude the measured value of capacitance may
be different.
V. EQUIVALENT CIRCUIT MODEL
In this section, we suggest an equivalent circuit model of
the solid-state memcapacitor discussed above. This corre-
spondence is very useful in circuit simulators or in the real-
ization of electronic circuits to reproduce memcapacitive fea-
tures. The main idea behind the circuit model is to represent
each insulator spacing between adjacent metal layers includ-
ing capacitor plates by a separate capacitor and to use non-
linear resistors in order to mimic the electron tunneling be-
tween the layers and energy loss in the thermalization
processes accompanying the tunneling. The top and bottom
surfaces of each internal layer are considered as plates of
adjacent circuit model’s capacitors while the metallic mate-
rial of the layer itself plays the role of the conductor con-
necting these capacitors.
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tem dynamics with different initial conditions while c is the volt-
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Figure 7a shows the equivalent circuit of a two-layer
memcapacitor. The circuit is composed by three capacitors
connected in series. The capacitor in the middle is connected
in parallel to a nonlinear resistor see Fig. 7a. The param-
eters of capacitors are determined by the usual parallel plate
capacitor expression and related to the parameters of mem-
capacitor in the following way:
C1 =
0rS
d − /2
=
2C0
1 − 
,
C2 =
0rS

=
C0

.
Next, we demonstrate the equivalence of the equations
describing the circuit model and those of the memcapacitor.
The circuit shown in Fig. 7a is described by the following
two equations
VC =
2q
C1
+
Q
C2
, 14
dq
dt
=
dQ
dt
+ IR, 15
where the first equation is for the total voltage drop and the
second equation is the Kirchhoff’s law for the currents. Here,
IR stands for the current through the nonlinear resistor which
depends on the voltage drop on C2 equal to Q /C2 with Q
the charge on capacitor C2.
Solving Eqs. 14 and 15 for the total capacitance we
obtain
C =
q
VC
=
C1C2
2C2 + C1
Q
q
=
C0
1 + 
Q − q
q
, 16
dQ − q
dt
= − IR. 17
In order to relate Eqs. 16 and 17 to the memcapacitor
equations from Sec. II, we note that the sum of charges at the
bottom plate of C1 equal to −q and at the top plate of C2
equal to Q, see Fig. 7a is equal to Q1, that is the charge
at the first layer of memcapacitor, i.e., Q1=Q−q. One then
immediately notices that Eqs. 7 and 16 for the case of
two layers are exactly the same; Eqs. 9 and 17 are also
the same. This proofs the complete equivalence between
memcapacitor’s and circuit model’s equations.
The extension of the circuit model to an N-layer memca-
pacitor is straightforward: N−1 different capacitors and non-
linear resistors must be introduced between the external ca-
pacitors C1. Figure 7b shows the equivalent circuit model
of an N-layer memcapacitor. Another interesting model ex-
tension can be achieved if a memristive material is used
e.g., VO2 films5 or an organic memristive material25–28 in-
stead of the usual dielectric between the internal layers.
Then, in the equivalent circuit model, the role of nonlinear
resistors will be played by memristors.
We note that the suggested equivalent circuit demon-
strates that the general definition of memcapacitive systems8
involves both elements that cannot be constructed as a com-
bination of the basic circuit elements resistors, capacitors,
and inductors and elements that can, in fact, be derived from
these. An example of a nontrivial element belonging to the
family of memcapacitive systems is an ideal memcapacitor8
whose capacitance depends only on the integral of the ap-
plied voltage or charge. Nonetheless, structures whose
functionality can be obtained by a combination of the basic
circuit elements are also of significant interest as they pro-
vide a complex functionality within a single electronic sys-
tem.
VI. CONCLUSION
In conclusion, we have suggested and analyzed a solid-
state memcapacitor made of a multilayer structure embedded
in a capacitor. The resulting system has noteworthy features,
such as a frequency-dependent hysteresis under an ac volt-
age, diverging, and negative capacitance. These features
emerge due to the slow polarizability of the internal
multilayer structure as a consequence of electron tunneling
between the internal metal layers. This gives rise to both
complete screening of the field due to the external metal
plates, giving rise to diverging capacitances, and overscreen-
ing of the same field leading to negative capacitances.
Clearly, in an external circuit with finite capacitance, the
analysis of memcapacitor response should take into account
the capacitance of the circuit.
Both the information stored in this memcapacitor in a
continuous fashion analog operation and its negative ca-
pacitance in a certain range of the external field, may find
useful applications in electronics. In particular, we have sug-
gested a simple way to read the information stored in the
capacitor by using appropriate single pulses. Although the
reading process partially/completely erases the stored infor-
mation, the latter can be potentially rewritten if needed. This
is somewhat similar to the measurement of a quantum state
typically destroyed by the measurement itself.29
C q
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C Q
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1
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n
3 R
n
N-1 R
n
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FIG. 7. Color online a Equivalent circuit model of two-layer
memcapacitor. Here, C1 and C2 are usual capacitors and Rn is a
nonlinear resistor. It is assumed that the internal layers are sym-
metrically embedded into the system. Otherwise, the capacitance
values of all capacitors would be different. b Equivalent circuit
model of N-layer memcapacitor.
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Another potentially important area of applications of the
present system is in analog signal processing. For example,
certain analog circuits with memristors3 are based on a
threshold-type behavior of a memristive device. The memca-
pacitor suggested in this paper is well suited for this type of
applications since the tunneling current between the internal
layers is strongly nonlinear.
Concerning fabrication of a real device, it can be realized
by growing a metamaterial of several metallic layers sepa-
rated by an insulator e.g., an oxide in between the metallic
plates of a regular capacitor. Since only standard materials
as opposed to ferroelectrics are used, the suggested mem-
capacitor should also show high reliability. We do not expect
any difficulties in the growth of such structures. However, in
order to have a well-defined capacitor, particular care should
be given to the design of the potential barriers between ex-
ternal capacitor plates and internal layers to avoid any sig-
nificant electron transport leakage among these. Moreover,
we would like to stress that modern molecular-beam epitaxy
allows growing multilayer structures with almost atomic
precision.30 Therefore, the fabrication of parallel layer struc-
tures is within reach. Irrespective, even in the case of not too
significant layer height fluctuations, the above analysis holds.
In fact, several modifications of the suggested structure are
possible. For instance, as we have anticipated, one could
employ phase-change or memristive materials as well as,
e.g., use nanosize metal beads in between the external ca-
pacitor plates instead of metal layers as reported here.
We have also shown the equivalent circuit model for this
memcapacitor based on a combination of regular capacitors
and nonlinear resistors. This analogy could be useful both in
actual calculations with circuit simulators or in experiments
with electronic circuits that reproduce memcapacitive fea-
tures. Finally, we expect that many more potential applica-
tions of memcapacitors will be discovered in the next years
as it becomes evident that memory elements hold unprec-
edented potential for circuit applications within simple de-
vice structures. We thus hope this work will motivate experi-
mental and theoretical research in this direction.
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